Chip level decision feedback equaliser for CDMA downlink with space-time coding

Santoso, A., Choi, J., Lim, C. C. and Vucetic, B. 2004, Chip level decision feedback equaliser for CDMA downlink with space-time coding, Electronics letters, vol. 40, no. 7, pp. 437-439, doi: 10.1049/el:20040246.

Attached Files
Name Description MIMEType Size Downloads

Title Chip level decision feedback equaliser for CDMA downlink with space-time coding
Author(s) Santoso, A.
Choi, J.ORCID iD for Choi, J. orcid.org/0000-0002-4895-6680
Lim, C. C.
Vucetic, B.
Journal name Electronics letters
Volume number 40
Issue number 7
Start page 437
End page 439
Total pages 3
Publisher IEEE
Place of publication Piscataway, N.J.
Publication date 2004-04-01
ISSN 0013-5194
Keyword(s) Science & Technology
Technology
Engineering, Electrical & Electronic
Engineering
Language eng
DOI 10.1049/el:20040246
Indigenous content off
Field of Research 0906 Electrical and Electronic Engineering
0801 Artificial Intelligence and Image Processing
1005 Communications Technologies
HERDC Research category C1.1 Refereed article in a scholarly journal
Copyright notice ©2004, IEEE
Persistent URL http://hdl.handle.net/10536/DRO/DU:30126888

Connect to link resolver
 
Unless expressly stated otherwise, the copyright for items in DRO is owned by the author, with all rights reserved.

Versions
Version Filter Type
Citation counts: TR Web of Science Citation Count  Cited 0 times in TR Web of Science
Scopus Citation Count Cited 2 times in Scopus
Google Scholar Search Google Scholar
Access Statistics: 17 Abstract Views, 0 File Downloads  -  Detailed Statistics
Created: Thu, 18 Jul 2019, 14:02:30 EST

Every reasonable effort has been made to ensure that permission has been obtained for items included in DRO. If you believe that your rights have been infringed by this repository, please contact drosupport@deakin.edu.au.