A CPS framework based perturbation constrained buffer planning approach in VLSI design
Version 2 2024-06-06, 01:57Version 2 2024-06-06, 01:57
Version 1 2017-05-01, 00:00Version 1 2017-05-01, 00:00
journal contribution
posted on 2024-06-06, 01:57 authored by X Chen, X Huang, Y Xiang, D Zhang, R Ranjan, C LiaoA CPS framework based perturbation constrained buffer planning approach in VLSI design
History
Related Materials
- 1.
Location
Amsterdam, The NetherlandsLanguage
engPublication classification
C Journal article, C1 Refereed article in a scholarly journalCopyright notice
2016, ElsevierJournal
Journal of parallel and distributed computingVolume
103Season
Special issue: scalable cyber-physical systemsPagination
3-10ISSN
0743-7315eISSN
1096-0848Publisher
ElsevierUsage metrics
Categories
Keywords
Licence
Exports
RefWorksRefWorks
BibTeXBibTeX
Ref. managerRef. manager
EndnoteEndnote
DataCiteDataCite
NLMNLM
DCDC

